





THE JURASSIC ERA OF SUPERCOMPUTING



Those who cannot remember the past are condemned to repeat it. (Santayana)

Cray 1

- Vector supercomputer
- 1976
- 12.5 nsec clock
- 160-250 MFLOPs
- 1 Mword memory
- ~250,000 ECL gates
- Freon cooling
- 115 kW (not including cooling and I/O)



The End – Cray 3

- 1993
- GaAs gates
- 2.2 nsec
- ~1.9 GFLOPs
- up to 2 GW
- Immersive fluoerinert cooling
- 16 Gflops (?)
- Was never sold (Cray went bankrupt)







(Eugene Brooks, 1990)







(Eugene Brooks, 1990)

Shift from bipolar vector machines & to clusters of MOS micros

 Roadblock: bipolar circuits leaked too much current – it became too hard to cool them (even with liquid nitrogen)







(Eugene Brooks, 1990)

- Roadblock: bipolar circuits leaked too much current it became too hard to cool them (even with liquid nitrogen)
- MOS was leaking very little did not require aggressive cooling







(Eugene Brooks, 1990)

- Roadblock: bipolar circuits leaked too much current it became too hard to cool them (even with liquid nitrogen)
- MOS was leaking very little did not require aggressive cooling
- MOS was used in fast growing markets: controllers, workstations, PCs







(Eugene Brooks, 1990)

- Roadblock: bipolar circuits leaked too much current it became too hard to cool them (even with liquid nitrogen)
- MOS was leaking very little did not require aggressive cooling
- MOS was used in fast growing markets: controllers, workstations, PCs
- MOS had a 20 year history and clear evolution path ("Moore's Law")







(Eugene Brooks, 1990)

- Roadblock: bipolar circuits leaked too much current it became too hard to cool them (even with liquid nitrogen)
- MOS was leaking very little did not require aggressive cooling
- MOS was used in fast growing markets: controllers, workstations, PCs
- MOS had a 20 year history and clear evolution path ("Moore's Law")
- MOS was slower (good enough disruptive technology Christensen)







(Eugene Brooks, 1990)


- Roadblock: bipolar circuits leaked too much current it became too hard to cool them (even with liquid nitrogen)
- MOS was leaking very little did not require aggressive cooling
- MOS was used in fast growing markets: controllers, workstations, PCs
- MOS had a 20 year history and clear evolution path ("Moore's Law")
- MOS was slower (good enough disruptive technology Christensen)
 - Cray C90 vs. CM5 in 1991: 244 MHz vs. 32 MHz















THE AGE OF THE MAMMALS: MOORE'S LAW



#transistors
per chip
doubling every
two years

Moore's Law – The number of transistors on integrated circuit chips (1971-2016)

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.





Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)

The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the author Max Roser.



1. Ride Moore's Law – use chips with more and more transistors (~x104)



- 1. Ride Moore's Law use chips with more and more transistors (~x10⁴)
- 2. Run them faster ($\sim x10^2$)
 - that stopped > 10 years ago




- 1. Ride Moore's Law use chips with more and more transistors (~x10⁴)
- 2. Run them faster ($\sim x10^2$)
 - that stopped > 10 years ago
- 3. Build bigger (and more expensive) machines ($\sim x10$)



- 1. Ride Moore's Law use chips with more and more transistors (~x104)
- 2. Run them faster ($\sim x10^2$)
 - that stopped > 10 years ago
- 3. Build bigger (and more expensive) machines (\sim x10)
- 4. Use mass-produced components wherever possible
 - So as to be on the same cost-performance curve as massproduced devices and software
 - Over the years, customization has decreased! (no specialized OS, no specialized networks...); trend continues, with cloud technologies
 - Efficiency has decreased!



Loss of Efficiency -- SPECint



Theoretical gain if efficiency were preserved

Actual gain (benchmarks)


Gain from faster clock

(Leiserson et al, There's Plenty of Room at the Top)



Moore's Law

- Not a law of nature, but of economics: The cost per transistor is minimized by doubling the number of transistors per chip every two years.
- Achieved by technological progress and by increasing manufacturing volumes
 - Due to growth in market size AND increased industry consolidation
 - 20 companies produced 130 nm chips; only 4 produce ~10 nm chips: TSMC, Global Foundries, Samsung and Intel



Proceedings of the IEEE | Vol. 103, No. 10, October 2015



illinois.edu



 Technological wall reached at ~5nm (number of atoms per gate too small)



- Technological wall reached at ~5nm (number of atoms per gate too small)
- Continued evolution is increasingly expensive (both non-recurring costs and manufacturing costs)
 - Consolidation is not an option anymore




- Technological wall reached at ~5nm (number of atoms per gate too small)
- Continued evolution is increasingly expensive (both non-recurring costs and manufacturing costs)
 - Consolidation is not an option anymore
- Performance gains from continued miniaturization are decreasing



- Technological wall reached at ~5nm (number of atoms per gate too small)
- Continued evolution is increasingly expensive (both non-recurring costs and manufacturing costs)
 - Consolidation is not an option anymore
- Performance gains from continued miniaturization are decreasing
- Deployment of new silicon generations has slowed down





WHAT NEXT?




Evolution: Faster and/or Lower Power Gates

- Goal: Lower speedxenergy product
- No technology offers significant advantage over CMOS
- ~10 year gap from device in lab to manufactured chip

Dmitri E. Nikonov and Ian A. Young, 2015, IEEE J. on Exploratory Solid-State Computational Devices and Circuits 32bit adder


Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits





Revolution: Totally Different Technology

- No technology is ready for prime time; many will fai
- Many (e.g., quantum, analog optics) are not general-purpose
- Need to exploit opportunities above device level






PACKAGING & COOLING



Increase Density and Improve Interchip Communication


Crossing chip boundaries is slow and energyexpensive




(Kogge & Shalf, Exascale Computing Trends: Adjusting to the "New Normal" for Computer Architecture Computing in Science and Engineering Nov 2013)




Technologies




chip package




printed circuit board



vertical packaging






 Can build larger tightly-coupled system

Lower design and manufacturing costs (better yield)

Easier customization



chiplets on silicon interposer





ARCHITECTURE





- Dynamically reconfigurable hardware (heterogeneity in time)
 - We control today frequency at chip level
 - Will control frequency/power for individual components (cores, memory controllers) and will be able to gate them
 - May use FPGAs



- Dynamically reconfigurable hardware (heterogeneity in time)
 - We control today frequency at chip level
 - Will control frequency/power for individual components (cores, memory controllers) and will be able to gate them
 - May use FPGAs
- Specialized accelerators (heterogeneity in space)




- Dynamically reconfigurable hardware (heterogeneity in time)
 - We control today frequency at chip level
 - Will control frequency/power for individual components (cores, memory controllers) and will be able to gate them
 - May use FPGAs
- Specialized accelerators (heterogeneity in space)
- Specialized memories (ibid)






ASIC vs. Software (H.264 encoder)




Main contribution of ASIC is to reduce overheads

speedup



- functional units
- register files
- control
- pipeline registers, buses
- · data cache
- instruction fetch/ decode

KNL: DDR4 vs. MCDRAM (HBM)



MCDRAM has x4 bandwidth of DDR

MCDRAM is limited to 16 GB while DDR can grow to 384 GB MCDRAM has higher latency

Graph500



- Specialized hardware has less of a handicap with the end of Moore's Law
 - One design has longer lifetime
 - Can use "dark silicon"



- Specialized hardware has less of a handicap with the end of Moore's Law
 - One design has longer lifetime
 - Can use "dark silicon"
- ASIC Application-Specific Integrated Circuit, is not an option for HPC (too many apps); we can use algorithm specific or computation-pattern specific chip
 - E.g., FFT or Molecular Dynamic accelerators



illinois.edu

- Specialized hardware has less of a handicap with the end of Moore's Law
 - One design has longer lifetime
 - Can use "dark silicon"
- ASIC Application-Specific Integrated Circuit, is not an option for HPC (too many apps); we can use algorithm specific or computation-pattern specific chip
 - E.g., FFT or Molecular Dynamic accelerators
- How many distinct accelerators are needed to cover a high fraction of scientific computing cycles?







 Hardware components are not all equal and change over time (power management, fault tolerance)



- Hardware components are not all equal and change over time (power management, fault tolerance)
- Applications are increasingly dynamic and irregular



- Hardware components are not all equal and change over time (power management, fault tolerance)
- Applications are increasingly dynamic and irregular
- How do you map an evolving computation onto a heterogeneous, evolving platform?



- Hardware components are not all equal and change over time (power management, fault tolerance)
- Applications are increasingly dynamic and irregular
- How do you map an evolving computation onto a heterogeneous, evolving platform?
- Current trend:
 - Higher level, "hybrid dataflow" type code
 - codelets and dependencies
 - with data reuse hence can express locality
 - Intelligent runtime that maps codelets to resources and event-driven scheduler



- Hardware components are not all equal and change over time (power management, fault tolerance)
- Applications are increasingly dynamic and irregular
- How do you map an evolving computation onto a heterogeneous, evolving platform?
- Current trend:
 - Higher level, "hybrid dataflow" type code
 - codelets and dependencies
 - with data reuse hence can express locality
 - Intelligent runtime that maps codelets to resources and event-driven scheduler
- Legion (Aiken), Parsec (Bosilca)...





- Hardware components are not all equal and change over time (power management, fault tolerance)
- Applications are increasingly dynamic and irregular
- How do you map an evolving computation onto a heterogeneous, evolving platform?
- Current trend:
 - Higher level, "hybrid dataflow" type code
 - codelets and dependencies
 - with data reuse hence can express locality
 - Intelligent runtime that maps codelets to resources and event-driven scheduler
- Legion (Aiken), Parsec (Bosilca)...
- Need more asynchronous algorithms and better support for producerconsumer synchronization in hardware and firmware




COMPILER & RUNTIME



Issue

 Compilers do not properly map code to hardware, even in the simplest case





(Leiserson et al, There's Plenty of Room at the Top)



"Elbow grease" (hard work)



- "Elbow grease" (hard work)
- · Autotuning: search for optimal code configuration



- "Elbow grease" (hard work)
- Autotuning: search for optimal code configuration
- Interactive autotuning?



- "Elbow grease" (hard work)
- Autotuning: search for optimal code configuration
- Interactive autotuning?
- Application of ML?



- "Elbow grease" (hard work)
- Autotuning: search for optimal code configuration
- Interactive autotuning?
- Application of ML?




- "Elbow grease" (hard work)
- Autotuning: search for optimal code configuration
- Interactive autotuning?
- Application of ML?
- Need to collect training data in a much more extensive and systematic manner!




ALGORITHMS



Algorithmic Improvements Often Exceed Moore's Law Contribution





Traveling Salesman Problem



A lot, for exponential optimization problems (such as TSP)



- A lot, for exponential optimization problems (such as TSP)
- A lot, for aleatoric systems (estimate probability distribution – infinite dimensional space)



- A lot, for exponential optimization problems (such as TSP)
- A lot, for aleatoric systems (estimate probability distribution – infinite dimensional space)
- Much, even for problems where we seem to be at the end of the road – as we got to linear complexity





- Consider a PDE iterative solver
 - Can use meshes of different resolutions
 - Can use adaptive meshes
 - Can use lower precision arithmetic
 - Can compress data
 - Can allow for occasional bit flips
 - Can leverage knowledge of what the output is used for



- Consider a PDE iterative solver
 - Can use meshes of different resolutions
 - Can use adaptive meshes
 - Can use lower precision arithmetic
 - Can compress data
 - Can allow for occasional bit flips
 - Can leverage knowledge of what the output is used for
- Can sample, for aleatoric problems



- Consider a PDE iterative solver
 - Can use meshes of different resolutions
 - Can use adaptive meshes
 - Can use lower precision arithmetic
 - Can compress data
 - Can allow for occasional bit flips
 - Can leverage knowledge of what the output is used for
- Can sample, for aleatoric problems
- How many bits are needed to solve a particular problem, and how stable these bits need be?






Lower Precision Arithmetic


- Can run at least twice as fast with 32 bit arithmetic rather than 64 bits
 - Twice as many floating point operations, when using vector operations
 - Twice as many operands per memory access
 - Twice cache capacity
 - $-\sim 1/3$ energy consumption



Use Lower Precision



Energy consumed by inexact Newton solver of Rosenbrock Equation ($\varepsilon = 10^{-5}$)





Run single-precision, next double precision ($\varepsilon = 10^{-13}$)



Reinvest energy saved by using lower precision in order to reduce error

Error Introduced by Lossy Compression of Checkpoint





PlasComCM

- Compression tolerance of ε =10-6
- Compression ratio of ~x7

Nek5000

- Compression tolerance of ε =10⁻⁷
- Compression ratio of ~x3





J. Calhoun et al Exploring the feasibility of lossy compression for PDE simulations IJHPCA, 2018 $\,$

Can Cope with Occasional Bit-Flips

- Algorithm Based Fault Tolerance (ABFT): Can build algorithm specific fault detectors, using properties of the algorithm
- ML based fault detection: Can learn to detect error patterns for a specific solver (anomaly detection)
- Hypothesis: Errors either do not affect too much final solution or are easy to detect.



CONCLUSION



Future

- The end of Moore's Law is not the end of supercomputing
- Plenty of important problems can benefit from continued increase in performance
- Increasing performance will require increasing specialization, and moving away from commodity technologies
 - Different, specialized hardware
 - Specialized software
 - Focus on performance, not ease of programming
- Specialization is affordable when device technology is stable and justifiable due to the benefits from improved performance
- Think of a supercomputer not as a computer made large, but as a unique, expensive scientific instrument that cost billions, is used over decades, and require unique skills in order to use efficiently



